Skip to main content
English
Čeština
Deutsch
Español
Français
GÃ idhlig
Latviešu
Magyar
Nederlands
Português
Português do Brasil
Suomi
Log In
Email address
Password
Log in
Have you forgotten your password?
Home
Browse Our Collection
Researchers
Scholarly Output
Consultancy/Projects
Statistics
Log In
Email address
Password
Log in
Have you forgotten your password?
Home
Faculties / Institutes
Faculty of Information and Communication Technology
Published Scholarly Output
Clock Gating Implementation on commercial Field Programmable Gate Array (FPGA)
Details
Export
Statistics
Options
Show all metadata (technical view)
Clock Gating Implementation on commercial Field Programmable Gate Array (FPGA)
Journal
2018 4th International Conference on Electrical, Electronics and System Engineering (ICEESE)
Date Issued
2018-11
Author(s)
Beng-Liong Tan
Wai-Kong Lee
Kai-Ming Mok
Hock Guan Goh
Faculty of Information and Communication Technology
DOI
10.1109/ICEESE.2018.8703530
File(s)
Loading...
Download
Name
ProceedingsConference.png
Size
28.25 KB
Format
PNG
Checksum
(MD5):305290eae19885e3ad5813824a3510c7
